This is needed because upcoming Cortex-A9 devices implement VFPv3-D16 instead of the assumed VFPv3-D32 and have thus half the floating-point registers.
This is needed because upcoming Cortex-A9 devices implement VFPv3-D16 instead of the assumed VFPv3-D32 and have thus half the floating-point registers.