LineageOS/android_vendor_qcom_opensource_power
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

lahaina: Fix comments in powerhint.xml

Browse Source 
Fixing syntax in powerhint.xml comments.
This commit is contained in:
Ananth Raghavan Subramanian
2020-09-15 08:29:35 -07:00
committed by Gerrit - the friendly Code Review server
parent ea7deb3bb9
commit c28b904053
1 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
config/lahaina/powerhint.xml
View File

@@ -204,8 +204,8 @@
Resources="0x40800000, 0x386, 0x40804000, 0x82C, 0x40800100, 0x253, 0x40804100, 0x506, 0x40800200, 0x399, 0x40804200, 0x840, Resources="0x40800000, 0x386, 0x40804000, 0x82C, 0x40800100, 0x253, 0x40804100, 0x506, 0x40800200, 0x399, 0x40804200, 0x840,
0x42804000, 0x0, 0x42808000, 0x0, 0x41000000, 0x3, 0x41000200, 0x1"/> 0x42804000, 0x0, 0x42808000, 0x0, 0x41000000, 0x3, 0x41000200, 0x1"/>
<!--camera ZSLPreview> <!--camera ZSLPreview-->
<!--CPU-LLC BWMON - Set sample_ms 33 --> <!--CPU-LLC BWMON - Set sample_ms 33-->
<!--CPU-LLC BWMON - Set io_percent 100 --> <!--CPU-LLC BWMON - Set io_percent 100 -->
<!--CPU-LLC BWMON - Set hyst_length hist memory 0 --> <!--CPU-LLC BWMON - Set hyst_length hist memory 0 -->
<!--CPU-LLC-DDR BWMON - Set sample_ms 33 --> <!--CPU-LLC-DDR BWMON - Set sample_ms 33 -->
@@ -214,13 +214,13 @@
<!--L CPU - Disable schedutil PL --> <!--L CPU - Disable schedutil PL -->
<!--L CPU - Set hispeed load 99 --> <!--L CPU - Set hispeed load 99 -->
<!--CPU0-LLC MEM LAT - Set ratio_ceil 200 --> <!--CPU0-LLC MEM LAT - Set ratio_ceil 200 -->
<!--CPU0-LLC-DDR MEM LAT - Set ratio_ceil 200 -- - no resource id yet--> <!--CPU0-LLC-DDR MEM LAT - Set ratio_ceil 200 - no resource id yet-->
<Config <Config
Id="0x00001330" Enable="true" Timeout="0" Target="lahaina" Id="0x00001330" Enable="true" Timeout="0" Target="lahaina"
Resources="0x41820000, 0x21, 0x41808000, 0x64, 0x4180C000, 0, 0x4300C000, 0x21, 0x43004000, 0x64, 0x43008000, 0, 0x41444100, 0, 0x41440100, 0x63,0x43420000, 0xC8"/> Resources="0x41820000, 0x21, 0x41808000, 0x64, 0x4180C000, 0, 0x4300C000, 0x21, 0x43004000, 0x64, 0x43008000, 0, 0x41444100, 0, 0x41440100, 0x63,0x43420000, 0xC8"/>
<!--camera 30fps> <!--camera 30fps-->
<!--CPU-LLC BWMON - Set sample_ms 33 --> <!--CPU-LLC BWMON - Set sample_ms 33 -->
<!--CPU-LLC BWMON - Set io_percent 100 --> <!--CPU-LLC BWMON - Set io_percent 100 -->
<!--CPU-LLC BWMON - Set hyst_length hist memory 0 --> <!--CPU-LLC BWMON - Set hyst_length hist memory 0 -->
@@ -231,7 +231,7 @@
<!--L CPU - Disable schedutil PL --> <!--L CPU - Disable schedutil PL -->
<!--L CPU - Set hispeed load 99 --> <!--L CPU - Set hispeed load 99 -->
<!--CPU0-LLC MEM LAT - Set ratio_ceil 200 --> <!--CPU0-LLC MEM LAT - Set ratio_ceil 200 -->
<!--CPU0-LLC-DDR MEM LAT - Set ratio_ceil 200 -- - no resource id yet--> <!--CPU0-LLC-DDR MEM LAT - Set ratio_ceil 200 - no resource id yet-->
<Config <Config
Id="0x00001331" Enable="true" Timeout="0" Target="lahaina" Id="0x00001331" Enable="true" Timeout="0" Target="lahaina"
Resources="0x41820000, 0x21, 0x41808000, 0x64, 0x4180C000, 0, 0x4300C000, 0x21, 0x43004000, 0x64, 0x43008000, 0, 0x40800100, 0x3E6, 0x41444100, 0, 0x41440100, 0x63,0x43420000, 0xC8"/> Resources="0x41820000, 0x21, 0x41808000, 0x64, 0x4180C000, 0, 0x4300C000, 0x21, 0x43004000, 0x64, 0x43008000, 0, 0x40800100, 0x3E6, 0x41444100, 0, 0x41440100, 0x63,0x43420000, 0xC8"/>
@@ -247,7 +247,7 @@
<!--L CPU - Disable schedutil PL --> <!--L CPU - Disable schedutil PL -->
<!--L CPU - Set hispeed load 99 --> <!--L CPU - Set hispeed load 99 -->
<!--CPU0-LLC MEM LAT - Set ratio_ceil 200 --> <!--CPU0-LLC MEM LAT - Set ratio_ceil 200 -->
<!--CPU0-LLC-DDR MEM LAT - Set ratio_ceil 200 -- - no resource id yet--> <!--CPU0-LLC-DDR MEM LAT - Set ratio_ceil 200 - no resource id yet-->
<Config <Config
Id="0x00001332" Enable="true" Timeout="0" Target="lahaina" Id="0x00001332" Enable="true" Timeout="0" Target="lahaina"
Resources="0x41820000, 0x10, 0x41808000, 0x64, 0x4180C000, 0, 0x4300C000, 0x10, 0x43004000, 0x64, 0x43008000, 0, 0x40800100, 0x4B9, 0x41444100, 0, 0x41440100, 0x63, 0x43420000, 0xC8"/> Resources="0x41820000, 0x10, 0x41808000, 0x64, 0x4180C000, 0, 0x4300C000, 0x10, 0x43004000, 0x64, 0x43008000, 0, 0x40800100, 0x4B9, 0x41444100, 0, 0x41440100, 0x63, 0x43420000, 0xC8"/>
@@ -263,7 +263,7 @@
<!--L CPU - Disable schedutil PL --> <!--L CPU - Disable schedutil PL -->
<!--L CPU - Set hispeed load 99 --> <!--L CPU - Set hispeed load 99 -->
<!--CPU0-LLC MEM LAT - Set ratio_ceil 200 --> <!--CPU0-LLC MEM LAT - Set ratio_ceil 200 -->
<!--CPU0-LLC-DDR MEM LAT - Set ratio_ceil 200 -- - no resource id yet--> <!--CPU0-LLC-DDR MEM LAT - Set ratio_ceil 200 - no resource id yet-->
<Config <Config
Id="0x00001335" Enable="true" Timeout="0" Target="lahaina" Id="0x00001335" Enable="true" Timeout="0" Target="lahaina"
Resources="0x41820000, 0x21, 0x41808000, 0x64, 0x4180C000, 0, 0x4300C000, 0x21, 0x43004000, 0x64, 0x43008000, 0, 0x40800100, 0x4B9, 0x41444100, 0, 0x41440100, 0x63, 0x43420000, 0xC8"/> Resources="0x41820000, 0x21, 0x41808000, 0x64, 0x4180C000, 0, 0x4300C000, 0x21, 0x43004000, 0x64, 0x43008000, 0, 0x40800100, 0x4B9, 0x41444100, 0, 0x41440100, 0x63, 0x43420000, 0xC8"/>