liuhong d3c36fe721 validate mode clock for probed modes
Some modes claimed in monitor EDID data may not be supported by
the monitor. So also validating the max clock for probed modes.
2008-02-05 12:45:27 -08:00
2007-12-02 12:40:25 -05:00
2008-02-05 12:45:27 -08:00
2008-01-17 18:43:05 +11:00
Description
No description provided
89 MiB
Languages
C 95.4%
Roff 1.1%
Objective-C 0.9%
M4 0.6%
Meson 0.6%
Other 1.3%