oplus-giulia-dev/android_kernel_oneplus_sm8650-devicetrees
1
0
Fork 0
mirror of https://github.com/oplus-giulia-dev/android_kernel_oneplus_sm8650-devicetrees synced 2025-11-08 00:56:35 +08:00
Code Issues Packages Projects Releases Wiki Activity

Merge "ARM: dts: msm: Add boot stat and core hang detect node for anorak"

Browse Source
This commit is contained in:
qctecmdr
2024-06-07 08:39:54 -07:00
committed by Gerrit - the friendly Code Review server
parent eb59290694 42d6c0244e
commit ceff2b1b98
1 changed files with 37 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

37
qcom/anorak.dtsi
View File

@@ -493,6 +493,11 @@
interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_LOW>;
};
cluster-device {
compatible = "qcom,lpm-cluster-dev";
power-domains = <&CLUSTER_PD>;
};
cpu_pmu: cpu-pmu {
compatible = "arm,armv8-pmuv3";
interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
@@ -509,6 +514,25 @@
interrupt-controller;
};
soc-sleep-stats@c3f0000 {
compatible = "qcom,rpmh-stats-v4";
reg = <0x0c3f0000 0x400>;
qcom,qmp = <&aoss_qmp>;
ss-name = "modem", "adsp", "adsp_island",
"cdsp", "slpi", "slpi_island", "apss";
};
cpuss-sleep-stats@17800054 {
compatible = "qcom,cpuss-sleep-stats-v3";
reg = <0x17800054 0x4>, <0x17810054 0x4>, <0x17820054 0x4>,
<0x17830054 0x4>, <0x17840054 0x4>, <0x17850054 0x4>,
<0x17880098 0x4>, <0x178C0000 0x10000>;
reg-names = "seq_lpm_cntr_cfg_cpu0", "seq_lpm_cntr_cfg_cpu1",
"seq_lpm_cntr_cfg_cpu2", "seq_lpm_cntr_cfg_cpu3",
"seq_lpm_cntr_cfg_cpu4", "seq_lpm_cntr_cfg_cpu5",
"l3_seq_lpm_cntr_cfg", "apss_seq_mem_base";
num-cpus = <6>;
};
arch_timer: timer {
compatible = "arm,armv8-timer";
@@ -642,6 +666,12 @@
};
};
qcom,mpm2-sleep-counter@c221000 {
compatible = "qcom,mpm2-sleep-counter";
reg = <0xc221000 0x1000>;
clock-frequency = <32768>;
};
adsp_pas: remoteproc-adsp@03000000 {
compatible = "qcom,anorak-adsp-pas";
reg = <0x03000000 0x10000>;
@@ -1610,6 +1640,13 @@
shmem = <&cpu_scp_lpri>;
};
qcom,chd {
compatible = "qcom,core-hang-detect";
label = "core";
qcom,threshold-arr = <0x17800058 0x17810058 0x17820058 0x17830058 0x17840058 0x17850058>;
qcom,config-arr =<0x17800060 0x17810060 0x17820060 0x17830060 0x17840060 0x17850060>;
};
clk_virt: interconnect@0 {
compatible = "qcom,anorak-clk_virt";
#interconnect-cells = <1>;